library ieee;
use ieee.std_logic_1164.all;

entity nor2 is
	port (
		a : in bit;
		b : in bit;
		z : out bit
	);
end entity nor2;

architecture DATAFLOW of nor2 is
	
begin

	z <= a NOR b;

end architecture DATAFLOW;
